COMPUERTAS AND 7408 PDF

Circuito integrado Compuerta lógica NAND basada en tecnología TTL. Pin 8: aquí veremos el resultado de la operación de la cuarta compuerta. Fairchild Semiconductor Corporation DS August Revised March Para la compuerta AND (CI ). Se colocaron dip swich de 8 entradas se energiza 1 y 2 de 5 a 9 volts de un lado. Y la del otro se aterriza a.

Author: Zolorisar Dolkree
Country: South Sudan
Language: English (Spanish)
Genre: Relationship
Published (Last): 17 May 2006
Pages: 173
PDF File Size: 11.95 Mb
ePub File Size: 4.90 Mb
ISBN: 228-2-62163-155-2
Downloads: 14476
Price: Free* [*Free Regsitration Required]
Uploader: Zujora

Snd 2-input NAND gate. Es interesante seguir los compyertas proyectos de geotermia residencial que impliquen una elevada potencia de instalada. Para ello es necesario perforar pozos de entre 1. Please Enable Javascript for this Oilprice. Quad 2-input NOR gate. Single 2 Input NOR gate.

Hex Inverter with Open Collector Outputs. Single Inverter with Open Drain Output. Quad 2-input AND gate. Single 2-Input AND gate. Triple 3-input NAND gate. Triple 3-input AND gate. Hex Schmitt Trigger Inverter. Single Schmitt Trigger Inverter. Dual 4-input NAND gate. Dual 4-input AND gate. Expandable Dual 4-input NOR gate with strobe. Dual 4-input NOR gate with Strobe. Triple 3-input NOR gate. Single 3-Input NOR gate.

Quad 2-input NOR Buffer. Quad 2-input OR gate.

¿como comprobar compuertas 7408(AND) 7404(NOT ) en protoboard?

Single 2-Input OR gate. Quad 2-input NOR gate different pinout than BCD to Decimal Decoder. Excess-3 to Decimal Decoder. ExcessGray code to Decimal Decoder. Hex Current Sensing Interface Gates. Dual 4 Bit Decade Counters.

  CAT CB334E PDF

Dual 4 Bit Binary Counters. Quad 2-input XOR gate. Decade Counter separate Divide-by-2 and Divide-by-5 sections. Divide-by Counter separate Divide-by-2 and Divide-by-6 sections.

Circuito integrado – Wikilibros

Synchronous 6-bit Binary Rate Multiplier. Dual 4-Bit Bistable Latch. Dual 4-bit Latches with Clear. Retriggerable Monostable Multivibrator with Clear. Dual Retriggerable Monostable Multivibrator with Clear. Single Retriggerable Monostable Multivibrator with Clear.

Synchronous 4-bit Decade Counter with Asynchronous Clear. Synchronous 4-bit Binary Counter with Asynchronous Clear. Synchronous 4-bit Decade Counter with Synchronous Clear. Synchronous 4-bit Binary Counter with Synchronous Clear.

Parallel-Load 8-Bit Shift Register. Synchronous Decade Rate Multiplier. Dual Carry-Save Full adder.

BCD to Binary Converter. Binary to BCD Converter. Dual Monostable Multivibrator with Schmitt Trigger input. Dual 4-bit Addressable Latch. Dual 5-Input NOR gate.

Quad Complementary Output Elements. Decade Counter separate divide-by-2 and divide-by-5 sections. Quad 2-Input Multiplexer with Storage. Octal Buffer with Schmitt Ttrigger inputs. Voltage Controlled Oscillator or Crystal Controlled. Bubble memory function timing generator.

Octal Register with Three-State Outputs. Quad 2-Input XOR gate. Dual 4-bit Decade Counter. Dual 4-bit Binary Counter. Quad 2-input Multiplexers with Storage and Complementary Outputs. Quad 2-input Multiplexer with Storage. Dual Retriggerable Monostable Multivibrator. Dual Decade Counter, Synchronous. Octal Buffer with Compuerhas Outputs. Programmable read-only memory with Open Collector Outputs.

  JAPANESEPOD101 INTERMEDIATE PDF

Programmable read-only memory with Three-State Outputs. Fuse Programmable Identity Comparator, 16 Bit. Fuse Programmable Identity Comparator, 12 Bit. Dual 1 of 4 Decoder with Three-State Outputs. Serial-in Shift Register with Output Registers. Serial-in Shift Compiertas with Output Latches. Serial-out Shift Register with Input Latches. Shift Register with Input Latches.

Octal Bus Transceiver with Parity, Inverting. Octal Bus Transceiver with Parity, Noninverting. Hex 2-input NOR Drivers. Hex 2-input AND Drivers. Hex 2-input OR Drivers.

Octal Transparent Latch with Inverting Outputs. Dual 4-Input NOR gate. Dual 4-bit Shift Registers. Phase-locked loop and voltage-controlled oscillator. Triple 3-input OR gate.

BCD to 7-Segment Decoder. Dual 4-bit Synchronous Binary Counter. Dual Retriggerable Precision Monostable Multivibrator. Presettable 8-bit Synchronous Down Counter. Las ICT ya no son competencia exclusiva de los ajd. Quad 2-input NOR gate G Single 2 Input NOR gate Single Inverter with Open Drain Output Quad 2-input AND gate G Single 2-Input AND gate Triple 3-input NAND gate Triple 3-input AND gate Hex Schmitt Trigger Inverter G Single Schmitt Trigger Inverter